PTO/SB/21 (09-04) Approved for use through 07/31/2006. OMB 0651-0031 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE ork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. **Application Number** 09/728,022 PRANSMITTAL Filing Date 11/30/2000 **FORM First Named Inventor** Thomas W. Williams Art Unit 2133 (to be used for all correspondence after initial filing) **Examiner Name** John J. Tabone, Jr. SYN-0174 Total Number of Pages in This Submission **Attorney Docket Number** ENCLOSURES (check all that apply) After Allowance Communication Drawing(s) Fee Transmittal Form to TC Appeal Communication to Board Terminal Disclaimer Fee Attached of Appeals and Interferences Appeal Communication to TC Amendment / Reply Petition (Appeal Notice, Brief, Reply Brief) After Final Petition to Convert to a Proprietary Information Provisional Application Affidavits/declaration(s) Power of Attorney, Revocation Status Letter Change of Correspondence Address Extension of Time Request Statement Under 37 CFR 3.73(b) Other Enclosure(s) **Express Abandonment Request** (please identify below): Return Receipt Postcard CD, Number of CD(s) __ Information Disclosure Statement Request for Refund Certified Copy of Priority Document(s) Remarks Reply to Missing Parts/Incomplete Application Reply to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY OR AGENT Firm Name BEVER, HOFFMAN & HARMS, LLP Customer Number 35273 Signature Jeanette S. Harms Printed Name 35,537 February 1, 2006 Reg. No. Date CERTIFICATE OF TRANSMISSION/MAILING I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Mail Stop Appeal Brief-Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below.

Signature Library BrumANA

Typed or printed name | Rebecca A. Baumann

Date

February 1, 2006

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

A

PTO/SB/17 (12-04)
Approved for use through 07/31/2006. OMV 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

FEB 0 6 2006

Fees pursuant to the Consolidated Appropriations Act, 2005 (H.R. 4818)

FEE TRANSMITTAL

For FY 2005

Applicant claims small entity status. See 37 C.F.R. § 1.27 TOTAL AMOUNT OF PAYMENT (\$) 500 00

Signature:

Name (Print/Type) Jeanette S. Harms

Complete if Known						
Application Number	09/728,022					
Filing Date	11/30/2000					
First Named Inventor	Thomas W. Williams	-				
Examiner Name	John J. Tabone, Jr.					
Art Unit	2133					
Attorney Docket No	SYN-0174					

Date:

February 1, 2006

TOTAL AMOUNT OF	FAINL	(3) 300.00		Attorney Booket !		5111-0174	
METHOD OF PAYMENT (check all that apply)							
☐ Check ☐ Cred	it Card	Money Order		None	Otl	her (please identify):_	
Deposit Account Deposit Account Number: 50-0574 Deposit Account Name: Bever, Hoffman & Harms, LLP For the above-identified deposit account, the Director is hereby authorized to; (check all that apply) Charge fee(s) indicated below Charge any additional fee(s) or underpayments of fee(s) Credit any overpayments under 37 CFR 1.16 and 1.17 WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.							
FEE CALCULATION							
1. BASIC FILING, SEAR	CH, AND	EXAMINATION F	EES				
	FILING F		SEARCI	H FEES	EXAM	INATION FEES	
		Small Entity		Small Entity		Small Entity	
Application Type	Fee (\$)	Fee (\$)	Fee (\$)	Fee (\$)	Fee (\$)	Fee (\$)	Fees Paid (\$)
Utility	300	150	500	250	200	100	\$
Design	200	100	100 300	50 150	130 160	65 80	\$ \$
Plant Reissue	200 300	100 150	500	250	600	300	\$ \$
Provisional	200	100	0	0	0	100	\$ \$
2. EXCESS CLAIM FEES Fee Description Each claim over 20 or, for Reissues, each claim over 20 and more than in the original patent Each claim over 3 or, for Reissues, each independent claim more than in the original patent Each independent claims over 3 or, for Reissues, each independent claim more than in the original patent Multiple dependent claims Total Claims Extra Claims Pee(\$) Fee Paid (\$) Multiple Dependent Claims Pee(\$) Fee(\$) Fee(\$) HP = highest number of total claims paid for, if great than 20 Indep. Claims Extra Claims Fee(\$) Fee Paid (\$) Fee Paid (\$) HP = highest number of total claims paid for, if great than 3 3. APPLICATION SIZE FEE If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50							
sheets or fraction thereof. <u>Total Sheets</u> Extra Sh	See 35 Us	SC 41(a)(1)(G) and	37 CFR 1 dditional 5	.16(s). 50 or fraction there		50 (\$125 for small en <u>Fee(\$)</u> <u>Fee Pai</u> <u>Fee Pai</u>	<u>d (\$)</u>
Non-English Specification Other: APPEAL BRIEF		e (no small entity d	iscount)			\$500.00	
SUBMITTED BY							
Signature:			Registra	ation No. 35,537	7	Telepho	one: (408) 451-5907

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

lants:

Thomas W. Williams et al.

Assignee:

Synopsys, Inc.

Title:

INTELLIGENT TEST VECTOR FORMATTING TO REDUCE TEST

VECTOR SIZE AND ALLOW ENCRYPTION THEREOF FOR

INTEGRATED CIRCUIT TESTING

Serial No.: 09/728,022 File Date: November 30, 2000

Examiner: John J. Tabone Jr. Art Unit: 2133

Docket No.: SYN-0174

Date: February 1, 2006

Mail Stop Appeal Brief - Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

APPEAL BRIEF

Sir:

This Appeal Brief, filed in triplicate, is in support of the Notice of Appeal dated December 7, 2005.

```
02/07/2006 MAHMED1 00000004 500574 09728022
01 FC:1402
                 500.00 DA
```

INDEX

I.	REAL PARTY IN INTEREST
II.	RELATED APPEALS AND INTERFERENCES
III.	STATUS OF CLAIMS
IV.	STATUS OF AMENDMENTS
V.	SUMMARY OF CLAIMED SUBJECT MATTER 4
VI.	GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL 7
VII.	ARGUMENTS
	A. Claims 7-10, 13, 17, 19, and 20 are patentable
	under 35 U.S.C. 103(a) over U.S. Patent 5,444,716
	(Jarwala)
	B. Claims 11, 12, and 18 are patentable under
	35 U.S.C. 103(a) over Jarwala in view of U.S. Patent
	6,101,622 (Lesmeister)
	C. CONCLUSION
VIII.	CLAIMS APPENDIX
IX.	EVIDENCE APPENDIX
y	RELATED PROCEEDINGS APPENDIX 20

I. REAL PARTY IN INTEREST

The real party in interest is the assignee, Synopsys Inc., pursuant to the Assignment recorded in the U.S. Patent and Trademark Office on November 30, 2000 on Reel 011342, Frame 0439.

II. RELATED APPEALS AND INTERFERENCES

Based on information and belief, there are no other appeals or interferences that could directly affect or be directly affected by or have a bearing on the decision by the Board of Patent Appeals in the pending appeal.

III. STATUS OF CLAIMS

Claims 7-13 and 17-20 (listed in Appendix A) are pending. Claims 4-13 and 17-20 stand rejected. In the present paper, rejected Claims 7-13 and 17-20 are appealed.

IV. STATUS OF AMENDMENTS

All claim amendments in this application have been entered.

V. SUMMARY OF CLAIMED SUBJECT MATTER

As taught by Appellants in the Specification, paragraphs [0013], [0014], and [0015] (per U.S. Pub.App. 2002/0093356, published on July 18, 2002):

[T]he present invention provides a testing solution that reduces the overall cost of testing which includes costs associated with the tester and costs associated with the test circuitry on silicon. With the ability to implement millions of gates on a chip, the incremental cost of Design for Test (DFT) is relatively small. The present invention leverages the relatively inexpensive silicon to reduce the cost of the testers by moving some of the tester functionality onto the DUT itself but, unlike BIST, maintain use of deterministic test data. The present invention advantageously reduces the memory required to store fully specified test patterns.

A method and circuit are described herein for testing an integrated circuit device using intelligent test vector formatting that reduces the memory required to store test patterns and also provides an encryption vehicle for the test patterns. The novel circuit includes a first memory that stores a test vector mask. The test vector mask is a sequence of bits that indicates if corresponding test vector data is deterministic or random. The test vector data used by the present invention contains a portion that is deterministically generated by automatic test pattern generation (ATPG) software and a portion that is random. A first data value of the mask indicates deterministic data and a second data value of the mask indicates random data. A second memory contains a sequence of bits that represent the deterministic test vector data. The first and second memory could be separate locations of the same memory device. Alternative variations of this method prefix the positions of deterministic data and random data such that the mask information is minimized to represent the encoded positions.

A random number generator (e.g., linear feed-back shift register, LFSR) is also provided that generates

a reproducible sequence of pseudo random bits that is based on a seed value. With respect to encryption, the seed value can be viewed as a key that is required for proper generation of the test vectors. A selector circuit, e.g., a multiplexer, is used to select bits either from the second memory or from the random number generator. The selection is based on the value of a corresponding bit of the mask vector which is coupled to the select input of the selector. The output of the selector provides a fully specified test vector for application to the integrated circuit device under test (DUT). In one embodiment, ... the random number generator can be fabricated on the DUT.

Referring to FIG. 3 (shown below for convenience) and as taught by Appellants in the Specification, paragraph [0046]:

The system of FIG. 3 acts to reduce the throughput of the data flowing from the tester 14' to the DUT 16'. The embodiment of FIG. 3 reduces the tester throughput to the DUT 16' by incorporating the LFSR circuit 230 on the DUT 16' itself. A configurability mechanism for sending data from the tester 14' or the compressed data source on the DUT 16' can be built-in. The control of the source of test data to the design would lie in the hands of the control logic 250 of the tester 14'. The embodiment of FIG. 3 also offers an increase in performance. Specifically, this configuration allows for the possibility of obtaining and applying the data portion that is generated on the DUT 16' at a faster rate than that could be achieved from a low cost tester.

5





FIG. 3

Referring to FIG. 4B (shown below for convenience) and as taught by Appellants in the Specification, paragraph [0051]:

FIG. 4B illustrates another embodiment of the LFSR circuit 230b which can interleave output values from the DUT 16 using OR gates 320-322. By interleaving the output values (e.g., over output lines 330-332) into the LFSR 230b, the effective "randomness" of the result is increased. This also increases error detection because an error on the output lines 330-332 will generate an improper input test pattern which will likely

lead to another departure from the expected result on the output, etc. This increases the likelihood that the error is detected by the verification circuitry 240 (FIG. 2, FIG. 3). The output lines 330-332 originate from the output of the DUT 16. The value of line 330 is ORed into the output of the first stage 310. The value of line 331 is ORed into the output of the second stage 311. The value of line 332 is ORed into the output of the third stage 312. It is appreciated that any number of stages can be used in accordance with this embodiment of the present invention.



VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

The following issues are presented to the Board of Appeals for decision:

- (A) Whether Claims 7-10, 13, 17, 19, and 20 are patentable under 35 U.S.C. 103(a) over U.S. Patent 5,444,716 (Jarwala).
- (B) Whether Claims 11, 12, and 18 are patentable under 35 U.S.C. 103(a) over Jarwala in view of U.S. Patent 6,101,622 (Lesmeister).

7


VII. ARGUMENTS

A. Claims 7-10, 13, 17, 19, and 20 are patentable under 35 U.S.C. 103(a) over U.S. Patent 5,444,716 (Jarwala).

1. Jarwala: Overview

Referring to FIG. 1 (shown below for convenience), Jarwala teaches a test system 10 that can test a plurality of circuit boards 12. Col. 2, lines 64-66. Each circuit board has a Boundary Scan architecture, wherein each Boundary Scan cell comprises a single-bit register associated with an electronic component 15, such as an integrated circuit. Col. 3, lines 1-2 and 8-11. Actual testing of circuit boards 12 is carried out by a Boundary Scan Master Virtual Machine (BVM) 17 that includes an interpreter 18 and a plurality of Boundary Scan Masters (BSM) 20, wherein each BSM 20 controls the testing of a circuit board 12. Col. 3, lines 37-45.

Test system 10 includes a system test and diagnosis host 16 that initiates testing and diagnosis without regard to the specific nature of the board 12 to be tested. Col. 2, lines 29-32. BVM 17 interprets a testing command from host 16 and communicates to each board 12 at least one command that causes board 12 to commence testing with a test program specific to that board 12. Col. 2, lines 32-38. Each BSM 20 includes a process and a set of registers for executing that test program and to provide the results of such testing to interpreter 18 (of BVM 17). Col. 2, lines 40-44. BVM 17 enables host 16 to manage testing without concern as to the specific details of the boards 12 under test.



2. Claims 7-10, 13, 17, 19, and 20 are not taught by Jarwala.

Claim 7 recites:

An integrated circuit testing system comprising:

- a) an integrated circuit tester comprising:
 - al) a first memory for storing therein a mask vector for characterizing corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random; and
 - a2) a second memory for storing therein
 deterministic test vector data, said first
 and second memory coupled to a port;
- b) an integrated circuit device under test (DUT) comprising:
 - bl) a circuit block to be tested;
 - b2) a random number generator for generating a reproducible sequence of pseudo random bits based on a seed number; and
 - b3) a selector circuit coupled to said port and for generating a test vector for application to said circuit block, said selector circuit for selecting bits as between said random number generator and said second memory based on said mask vector, said selector circuit having an output coupled to said circuit block.

Appellants respectfully submit that Jarwala fails to disclose or suggest the recited IC tester and IC DUT. The Office Action states that TVO memory 32, ATPG 34, and multiplexer 36 teach the recited second memory, random number generator, and selector circuit, respectively. Appellants traverse this characterization. Specifically, as recited in

Claim 7, the random number generator and the selector circuit are included on the integrated circuit device under test (IC DUT). In contrast, Jarwala teaches testing a circuit board 12, wherein each circuit board 12 includes a plurality of electrical components 15, such as ICs. Therefore, Jarwala fails to teach the recited IC DUT.

The Office Action admits that Jarwala fails to explicitly disclose the first memory that stores a mask vector. Moreover, as recited in Claim 7, the first and second memories are included on an IC tester. The Examiner ignores this limitation. Notably, the separation of components between the IC tester and the IC DUT provides significant advantages. Specifically, the recited system acts to reduce the throughput of the data flowing from the tester to the DUT and increases performance, i.e. allows for the possibility of obtaining and applying the data portion that is generated on the DUT at a faster rate than that could be achieved from a low cost tester. Specification, paragraph [0046] (see above).

Because Jarwala fails to teach the recited configuration of the IC tester and the IC DUT, Jarwala cannot achieve the tester throughput and the performance provided by Appellants' recited testing system. Because Jarwala fails to disclose or suggest the recited testing system, Appellants request reconsideration and withdrawal of the rejection of Claim 7.

Claims 8-10 and 13 depend from Claim 7 and therefore are patentable for at least the reasons presented for Claim 7.

Based on those reasons, Appellants request reconsideration and withdrawal of the rejection of Claims 8-10 and 13.

Claim 17 recites:

A method for testing an integrated circuit comprising the steps of:

a) retrieving a mask vector from a first memory, said mask vector for characterizing

11

corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random;

- b) retrieving deterministic test vector data from a second memory;
- c) initializing a random number generator with a seed number and thereafter generating a reproducible sequence of pseudo random bits based on said seed number;
- d) generating an output test vector for application to a circuit block of said integrated circuit, said step d) comprising the step of selecting bits as between said random number generator and said second memory based on said mask vector
- e) applying said output test vector to said circuit block;
- f) obtaining an output generated by said circuit block in response to said output test vector; and
- g) supplying said output generated by said circuit block to an input of a stage of said random number generator.

Appellants respectfully submit that Jarwala fails to disclose or suggest the recited step of supplying the output generated by the circuit block to an input of a stage of the random number generator (i.e. step g)). The recited step, as discussed in reference to FIG. 4B, can interleave output values from the DUT into the LFSR, thereby advantageously increasing the effective randomness of the result as well as error detection capability. Specification, paragraph [0051] (see above).

The Office Action characterizes the Test Vector
Manipulation register (of BSM internal registers 29) as being
the recited circuit block. Appellants traverse this
characterization. Specifically, the output test vector is
applied to a circuit block of the integrated circuit.

12

Therefore, the recited circuit block cannot be taught by the Test Vector Manipulation register of Jarwala.

Because Jarwala fails to teach supplying the output generated by the circuit block to an input of a stage of the random number generator, Jarwala cannot achieve the effective randomness provided by Appellants' recited method. Because Jarwala fails to disclose or suggest the recited method, Appellants request reconsideration and withdrawal of the rejection of Claim 17.

Claims 19-20 depend from Claim 17 and therefore are patentable for at least the reasons presented for Claim 17. Based on those reasons, Appellants request reconsideration and withdrawal of the rejection of Claims 19-20.

- B. Claims 11, 12, and 18 are patentable under 35 U.S.C. 103(a) over Jarwala in view of U.S. Patent 6,101,622 (Lesmeister).
 - 1. Jarwala: Overview (see Section A)
 - 2. Lesmeister: Overview

Lesmeister teaches an asynchronous IC tester that includes a set of channels interconnected by a runtime bus, thereby allowing the channels to communicate with one another during a test. Col. 2, lines 16-19. Each channel accesses a separate terminal of a DUT and, during each cycle of the test, each channel may transmit a test signal to the DUT, sample a DUT output signal, and/or compare stored sample data. Col. 2, lines 19-24. Data stored in each channel can be compressed into a set of one or more vectors. Col. 4, lines 45-58.

3. Claims 11, 12 and 18 are not taught by Jarwala and Lesmeister.

Claims 11 and 12 depend from Claim 7 and therefore are patentable for at least the reasons presented for Claim 7.

Notably, Lesmeister fails to remedy the deficiencies of Jarwala with respect to Claim 7. Because Jarwala and Lesmeister fail to disclose or suggest the limitations of Claim 7, these references must logically also fail to disclose or suggest dependent Claims 11 and 12. Therefore, Appellants request reconsideration and withdrawal of the rejection of Claim 11 and 12.

Claim 18 depends from Claim 17 and therefore is patentable for at least the reasons presented for Claim 17. Notably, Lesmeister fails to remedy the deficiencies of Jarwala with respect to Claim 17. Because Jarwala and Lesmeister fail to disclose or suggest the limitations of Claim 17, these references must logically also fail to disclose or suggest dependent Claim 18. Therefore, Appellants request reconsideration and withdrawal of the rejection of Claim 18.

14

C. CONCLUSION

For the foregoing reasons, it is submitted that the Examiner's rejections of Claims 7-13 and 17-20 are erroneous, and reversal of these rejections is respectfully requested.

Respectfully submitted,

Customer No.: 35273

Jeanette S. Harms

Attorney for Appellants

Reg. No. 35,537

Telephone: 408-451-5907 Facsimile: 408-451-5908

I hereby certify that this correspondence is being deposited with the United States Postal Service as FIRST CLASS MAIL in an envelope addressed to: Mail Stop Appeal Brief-Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA

22313-1450, on February 1, 2006.

2/1/2006 Huuck A Paumany Date Signature: Rebecca A Baumann

15

VIII. APPENDIX A

1-6. (Cancelled)

- 7. (Previously Presented) An integrated circuit testing system comprising:
 - a) an integrated circuit tester comprising:
 - al) a first memory for storing therein a mask vector for characterizing corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random; and
 - a2) a second memory for storing therein deterministic test vector data, said first and second memory coupled to a port;
- b) an integrated circuit device under test (DUT) comprising:
 - bl) a circuit block to be tested;
 - b2) a random number generator for generating a reproducible sequence of pseudo random bits based on a seed number; and
 - b3) a selector circuit coupled to said port and for generating a test vector for application to said circuit block, said selector circuit for selecting bits as between said random number generator and said second memory based on said mask vector, said selector circuit having an output coupled to said circuit block.
- 8. (Original) An integrated circuit testing system as described in Claim 7 wherein said selector circuit is a

multiplexer and wherein said multiplexer has a first data input coupled to said random number generator, a second data input coupled to said second memory, and a selector input coupled to said first memory, said multiplexer for passing through to said output a bit value of said first data input provided said selector input receives a first bit value and for passing through to said output a bit value of said second data input provided said selector input receives a second bit value.

- 9. (Original) An integrated circuit testing system as described in Claim 7 wherein said random number generator is a linear feedback shift register (LFSR).
- 10. (Previously Presented) An integrated circuit testing system as described in Claim 9 wherein an output of said circuit block is coupled to an input of one stage of said LFSR.
- 11. (Original) An integrated circuit testing system as described in Claim 7 wherein said mask vector is data compressed.
- 12. (Original) An integrated circuit testing system as described in Claim 11 and further comprising a decompressor coupled between said first memory and said selector circuit.
- 13. (Original) An integrated circuit testing system as described in Claim 7 wherein said deterministic test vector data is generated by an automatic test pattern generator (ATPG) process and downloaded into said second memory.

14-16. (Cancelled)

- 17. (Previously Presented) A method for testing an integrated circuit comprising the steps of:
- a) retrieving a mask vector from a first memory, said mask vector for characterizing corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random;
- b) retrieving deterministic test vector data from a second memory;
- c) initializing a random number generator with a seed number and thereafter generating a reproducible sequence of pseudo random bits based on said seed number;
- d) generating an output test vector for application to a circuit block of said integrated circuit, said step d) comprising the step of selecting bits as between said random number generator and said second memory based on said mask vector;
 - e) applying said output test vector to said circuit block;
- f) obtaining an output generated by said circuit block in response to said output test vector; and
- g) supplying said output generated by said circuit block to an input of a stage of said random number generator.
- 18. (Previously Presented) A method as described in Claim
 17 wherein said mask vector is data compressed on said first
 memory and wherein said step a) comprises the steps of:
 - al) reading said mask data from said first memory; and
 - a2) decompressing said mask vector data.
- 19. (Previously Presented) A method as described in Claim
 17 wherein said deterministic test vector data is generated by

an automatic test pattern generator (ATPG) process and downloaded into said second memory.

20. (Previously Presented) A method as described in Claim
17 wherein said steps c) and d) are performed within said
integrated circuit.

IX. EVIDENCE APPENDIX

(None)

X. RELATED PROCEEDINGS APPENDIX

(None)